

2N6975, 2N6976, 2N6977, 2N6978

April 1995

5A, 400V and 500V N-Channel IGBTs

Features

- 5A, 400V and 500V
- V_{CE(ON)} 2V
- T_{FI} 1μs, 0.5μs
- · Low On-State Voltage
- · Fast Switching Speeds
- · High Input Impedance

Applications


- · Power Supplies
- Motor Drives
- Protection Circuits

Description

The 2N6975, 2N6976, 2N6977 and the 2N6978 are n-channel enhancement-mode insulated gate bipolar transistors (IGBTs) designed for high-voltage, low on-dissipation applications such as switching regulators and motor drivers. These types can be operated directly from low-power integrated circuits.


Package

JEDEC TO-204AA BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



PACKAGING AVAILABILITY

PART NUMBER	PACKAGE	BRAND
2N6975	TO-204AA	
2N6976	TO-204AA	
2N6977	TO-204AA	
2N6978	TO-204AA	

NOTE: When ordering, use the entire part number.

Absolute Maximum Ratings T_C = +25°C, Unless Otherwise Specified.

	2N6975/2N6977 (Note 1)	2N6976/2N6978 (Note 1)	UNITS
Collector-Emitter Voltage	400	500	V
Collector-Gate Voltage ($R_{GE} = 1M\Omega$) V_{CGR}	400	500	V
Reverse Collector-Emitter Voltage	5	5	V
Gate-Emitter VoltageV _{GE}	±20	±20	V
Collector Current Continuous	5	5	Α
Collector Current Pulsed	10	10	Α
Power Dissipation Total at $T_C = +25^{\circ}C$ P_D	100	100	W
Power Dissipation Derating T _C > +25°C	0.8	0.8	W/°C
Operating and Storage Junction Temperature Range	-55 to +150	-55 to +150	°C

1. JEDEC registered value.

HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641	
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762	
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	
4,969,027								

Specifications 2N6975, 2N6976, 2N6977, 2N6978


$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = +25 \text{\odot}^{o}\text{C}, \, \textbf{Unless Otherwise Specified}$

			LIMITS				
	SYMBOL		2N6975	/2N6977	2N6976/2N6978		1
PARAMETERS		TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
Collector-Emitter Breakdown Voltage	BV _{CES}	I _C = 1 mA, V _{GE} = 0	400 (Note 1)	-∞	500 (Note 1)	-	V
Gate Threshold Voltage	V _{GE(TH)}	$V_{GE} = V_{CE}$, $I_C = 1mA$	2∞ (Note 1)	4.5 (Note 1)	2 (Note 1)	4.5∞ (Note 1)	V
Zero Gate Voltage Collector Current	I _{CES}	V _{CE} = 400V	-	250 (Note 1)	-	-	μА
		V _{CE} = 500V	-	-	-	250 (Note 1)	μА
		T _C = +125°C	-	-	-	-	μΑ
		V _{CE} = 400V	-	∞1000 (Note 1)	-	-	μА
		V _{CE} = 500V	-	-	-	1000 (Note 1)	μА
Gate-Emitter Leakage Current	I _{GES}	$V_{GE} = \pm 20V, V_{CE} = 0V$	-	100 (Note 1)	-	100 (Note 1)	ns
Reverse Collector-Emitter Leakage Current	I _{ECS}	$R_{GE} = 0\Omega$, $V_{EC} = 5V$	-	5 (Note 1)	-	5 (Note 1)	mA
Collector-Emitter On Voltage	V _{CE(ON)}	I _C = 5A, V _{GE} = 10V	-	2 (Note 1)	-	2 (Note 1)	V
		I _C = 10A, V _{GE} = 20V	-	2.5	-	2.5	٧
Gate-Emitter Plateau Voltage	V _{GEP}	I _C = 5A, V _{CE} = 10V	3.4 (Note 1)	6.8 (Note 1)	3.4 (Note 1)	6.8 (Note 1)	V
On-State Gate Charge	Q _{G(ON)}	I _C = 5A, V _{CE} = 10V	12 (Note 1)	25 (Note 1)	12 (Note 1)	25 (Note 1)	nC
Turn-On Delay Time	t _{D(ON)}	I _C = 5A	50 Max		•	ns	
Rise Time	t _R	V _{CE(CLP)} = 300V L = 50μH		50 Max			ns
Turn-Off Delay Time	t _{D(ON)}	$T_{J} = +125^{\circ}C$ $V_{GE} = 10V$ $R_{G} = 50\Omega$		400 Max (Note 1)			ns
Fall Time	t _{FI}		2N6975 1000 Max 2N6976 (Note 1)		ns		
			2N6977 2N6978		500 Max (Note 1)		ns
Turn-Off Energy Loss per Cycle (Off Switching Dissipation-	W _{OFF} I _C = 5A V _{CE(CLP)} = 3	$V_{CE(CLP)} = 300V$	2N6975 2N6976		1000 Max (Note 1)		μЈ
(Off Switching Dissipation= W _{OFF} x Frequency)		$L = 50\mu H$ $T_J = +125^{\circ}C$ $V_{GE} = 10V$ $R_G = 50\Omega$	2N6977 2N6978		500 Max (Note 1)		μJ
Thermal Resistance Junction-to-Case	$R_{ heta JC}$				25 te 1)		°C/V

NOTE:

1. JEDEC registered value.


Typical Performance Curves



$$\begin{split} Z\theta_{JC}(t) &= r(t)R\theta_{JC} \\ D \text{ CURVES APPLY FOR POWER PULSE} \end{split}$$
EFFECTIVE TRANSIENT THERMAL IMPEDANCE (NORMALIZED) TRAIN SHOWN READ TIME AT t1 $T_{J(PEAK)} - T_C = P_{(PEAK)}Z\theta_{JC}(t)$ 10 D = 0.51.0 0.1 SINGLE PULSE 0.01 0.01 1.0 10 100 1000 t, TIME (ms)

FIGURE 1. TYPICAL NORMALIZED GATETHRESHOLD VOLTAGE AS A FUNCTION OF JUNCTION TEMPERATURE FOR ALL TYPES

FIGURE 2. NORMALIZED THERMAL RESPONSE CHARACTERISTICS FOR ALL TYPES






FIGURE 3. TYPICAL TRANSFER CHARACTERISTICS FOR ALL TYPES

FIGURE 4. TYPICAL SATURATION CHARACTERISTICS FOR ALL TYPES

Typical Performance Curves (Continued)




FIGURE 5. TYPICAL COLLECTOR-TO-EMITTER ON-VOLTAGE
AS A FUNCTION OF COLLECTOR CURRENT FOR
ALL TYPES




FIGURE 7. TYPICAL INDUCTIVE SWITCHING WAVEFORMS





FIGURE 6. CAPACITANCE AS A FUNCTION OF COLLECTOR-TO-EMITTER VOLTAGE FOR ALL TYPES



P_D: ALLOWABLE DISSIPATION P_C: CONDUCTION DISSIPATION

FIGURE 8. MAXIMUM OPERATING FREQUENCY vs COLLECTOR CURRENT (TYPICAL)

Typical Performance Curves (Continued)




FIGURE 9. NORMALIZED SWITCHING WAVEFORMS AT CONSTANT GATE CURRENT (REFER TO APPLICATION NOTES AN7254 AND AN7260)




FIGURE 10. INDUCTIVE SWITCHING TEST CIRCUIT

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST ®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	POP^{TM}	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT TM	GTO™	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC TM
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET®
E ² CMOS TM	MicroFET™	SILENT SWITCHER ®	VCX^{TM}
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet SeriesTM OPTOPLANARTM Star* PowerTM
FACT Quiet SeriesTM OPTOPLANARTM StealthTM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.