

## Analysis and Synthesis of Synchronous Sequential Circuits

## The Synchronous Sequential Circuit Model





Figure 8.1

## Mearly-Moore Machine Model



(a)

| Present state | Input x |     |
|---------------|---------|-----|
|               | 0       | 1   |
| A             | B/1     | C/0 |
| B             | B/0     | A/1 |
| C             | A/0     | C/0 |

Next state/output  
(b)


(a)

| Present state | Input x |   | Outputs |
|---------------|---------|---|---------|
|               | 0       | 1 |         |
| A             | B       | C | 0       |
| B             | B       | A | 1       |
| C             | A       | C | 0       |

(b)

Figure 8.4

## Mealy Machine Model



(a)

| Present state | Input x |     |
|---------------|---------|-----|
|               | 0       | 1   |
| A             | B/1     | C/0 |
| B             | B/0     | A/1 |
| C             | A/0     | C/0 |

Next state/output  
(b)

Figure 8.2

Mealy Machine Timing Diagram -- Example 8.1




Figure 8.3

Moore Machine Timing Diagram -- Example 8.2




Figure 8.5

Analysis of Sequential Circuit State Diagrams -- Example 8.3




Figure 8.6

Timing Diagram for Example 8.3




Figure 8.7


### ขั้นตอนการวิเคราะห์วงจรเชิงครีนิสซีควนเชียล

1. หาสมการอินพุตของฟลิปฟล็อปและสมการเอาต์พุตของวงจร
2. นำสมการที่ได้จากข้อ 1 แทนลงในตาราง K-Maps
3. รวมตารางอินพุตของฟลิปฟล็อปแต่ละตัวเข้าด้วยกัน
4. สร้างตารางสถานะถัดไป (next state) ด้วยการดูจากสมการคุณลักษณะของฟลิปฟล็อป
5. รวมตารางสถานะถัดไปกับเอาต์พุตเข้าด้วยกัน
6. สร้างสเตทโคดอะแกรม
7. เขียนไทม์มิงโคดอะแกรมที่มีสัญญาณนาฬิกา, ลำดับของอินพุต, และต้องมีการกำหนดสถานะเริ่มต้นด้วย
8. จากไทม์มิงโคดอะแกรมทำการหาอุปสรรคต้นอินพุตของฟลิปฟล็อป และ สถานะต่าง ๆ ที่ของฟลิปฟล็อปและ วงจร
9. ทำการหาอุปสรรคอินพุตของวงจร

### Analysis of Sequential Circuit Logic Diagrams

$$D = Y = x\bar{y} + \bar{x}y$$

$$Z = xy$$



1. หาสมการอินพุตของฟลิปฟล็อปและสมการเอาต์พุตของวงจร
2. นำสมการที่ได้จากข้อ 1 แทนลงในตาราง K-Maps
3. รวมตารางอินพุตของฟลิปฟล็อปแต่ละตัวเข้าด้วยกัน
4. สร้างตารางสถานะถัดไป (next state) ด้วยการดูจากสมการคุณลักษณะของฟลิปฟล็อป
5. รวมตารางสถานะถัดไปกับเอาต์พุตเข้าด้วยกัน
6. สร้างสเตทโคดอะแกรม
7. เขียนไทม์มิงโคดอะแกรมที่มีสัญญาณนาฬิกา, ลำดับของอินพุต, และต้องมีการกำหนดสถานะเริ่มต้นด้วย
8. จากไทม์มิงโคดอะแกรมทำการหาอุปสรรคต้นอินพุตของฟลิปฟล็อป และ สถานะต่าง ๆ ที่ของฟลิปฟล็อปและ วงจร
9. ทำการหาอุปสรรคอินพุตของวงจร

Figure 8.8

### State Table and State Diagram for Figure 8.8 (a)




Figure 8.10

### K-Maps for Circuit of Figure 8.8 (a)








Figure 8.11



State Table and State Diagram for Example 8.4




Figure 8.14

Timing Diagram for Example 8.4




Figure 8.13

Timing Diagram for Example 8.4




Figure 8.13

Synchronous Sequential Circuit with JK Flip-flops -- Example 8.5




Figure 8.16

K-Maps for Example 8.5




Figure 8.18

K-Maps for Example 8.5




Figure 8.18


Generating the State Table From K-maps --  
Example 8.5

Figure 8.19


Generating the State Table From K-maps --  
Example 8.5

Figure 8.19

### Generating the State Table From K-maps -- Example 8.5




Figure 8.19

### Timing Diagram and State Table for Example 8.5




Figure 8.17

### Timing Diagram and State Table for Example 8.5




Figure 8.17

### Synchronous Sequential Circuit Synthesis




Figure 8.20

## Flip-flop Input Tables -- Example 8.6

| State transitions |        | Required inputs | Required inputs | Required inputs | Required inputs |
|-------------------|--------|-----------------|-----------------|-----------------|-----------------|
| Q(t)              | Q(t+e) | D(t)            | S(t)            | R(t)            | T(t)            |
| 0                 | 0      |                 |                 |                 |                 |
| 0                 | 1      |                 |                 |                 |                 |
| 1                 | 0      |                 |                 |                 |                 |
| 1                 | 1      |                 |                 |                 |                 |

(a) D flip-flop (b) Clocked SR (c) Clocked T flip-flop (d) Clocked JK flip-flop

TABLE 6.3 SUMMARY OF LATCH AND FLIP-FLOP CHARACTERISTICS

| Device                       | Characteristic Equation          |
|------------------------------|----------------------------------|
| SR latch                     | $Q^* = S + RQ$                   |
| Clocked SR latch             | $Q^* = SC + \bar{Q}R + \bar{C}Q$ |
| D latch                      | $Q^* = DC + \bar{C}Q$            |
| SR flip-flop                 | $Q^* = S + RQ$                   |
| D flip-flop                  | $Q^* = D$                        |
| JK flip-flop                 | $Q^* = \bar{K}Q + J\bar{Q}$      |
| T flip-flop (edge-triggered) | $Q^* = \bar{Q}$                  |
| T flip-flop (clocked)        | $Q^* = T\bar{Q} + \bar{T}Q$      |

Figure 8.22

## Flip-flop Input Tables -- Example 8.6

| State transitions |        | Required inputs | State transitions |        | Required inputs |
|-------------------|--------|-----------------|-------------------|--------|-----------------|
| Q(t)              | Q(t+e) | D(t)            | Q(t)              | Q(t+e) | S(t) R(t)       |
| 0                 | 0      | 0               | 0                 | 0      | 0 d             |
| 0                 | 1      | 1               | 0                 | 1      | 1 0             |
| 1                 | 0      | 0               | 1                 | 0      | 0 1             |
| 1                 | 1      | 1               | 1                 | 1      | d 0             |

(a) D flip-flop

(b) Clocked SR

TABLE 6.3 SUMMARY OF LATCH AND FLIP-FLOP CHARACTERISTICS

| Device                       | Characteristic Equation          |
|------------------------------|----------------------------------|
| SR latch                     | $Q^* = S + RQ$                   |
| Clocked SR latch             | $Q^* = SC + \bar{Q}R + \bar{C}Q$ |
| D latch                      | $Q^* = DC + \bar{C}Q$            |
| SR flip-flop                 | $Q^* = S + RQ$                   |
| D flip-flop                  | $Q^* = D$                        |
| JK flip-flop                 | $Q^* = \bar{K}Q + J\bar{Q}$      |
| T flip-flop (edge-triggered) | $Q^* = \bar{Q}$                  |
| T flip-flop (clocked)        | $Q^* = T\bar{Q} + \bar{T}Q$      |

| State transitions |        | Required inputs | State transitions |        | Required inputs |
|-------------------|--------|-----------------|-------------------|--------|-----------------|
| Q(t)              | Q(t+e) | T(t)            | Q(t)              | Q(t+e) | J(t) K(t)       |
| 0                 | 0      | 0               | 0                 | 0      | 0 d             |
| 0                 | 1      | 1               | 0                 | 1      | 1 d             |
| 1                 | 0      | 1               | 1                 | 0      | d 1             |
| 1                 | 1      | 0               | 1                 | 1      | d 0             |

(c) Clocked T flip-flop

(d) Clocked JK flip-flop

Figure 8.22

## Introductory Synthesis Example -- Example 8.6

|   | 0   | 1   |
|---|-----|-----|
| A | A/0 | B/0 |
| B | A/0 | C/1 |
| C | B/0 | D/0 |
| D | C/1 | D/0 |

(a) State table

| State | Y <sub>1</sub> | Y <sub>2</sub> |
|-------|----------------|----------------|
| A     | 0              | 0              |
| B     | 0              | 1              |
| C     | 1              | 1              |
| D     | 1              | 0              |

(b) State assignment

| Y <sub>1</sub> Y <sub>2</sub> | 0    | 1    |
|-------------------------------|------|------|
| 00                            | 000  | 010  |
| 01                            | 000  | 11/1 |
| 11                            | 010  | 100  |
| 10                            | 11/1 | 100  |

(c) Transition table

| State transitions |        | Required inputs |
|-------------------|--------|-----------------|
| Q(t)              | Q(t+e) | D(t)            |
| 0                 | 0      | 0               |
| 0                 | 1      | 1               |
| 1                 | 0      | 0               |
| 1                 | 1      | 1               |

(a) D flip-flop

Figure 8.21

## Introductory Synthesis Example -- Example 8.6

|   | 0   | 1   |
|---|-----|-----|
| A | A/0 | B/0 |
| B | A/0 | C/1 |
| C | B/0 | D/0 |
| D | C/1 | D/0 |

(a) State table

| State | Y <sub>1</sub> | Y <sub>2</sub> |
|-------|----------------|----------------|
| A     | 0              | 0              |
| B     | 0              | 1              |
| C     | 1              | 1              |
| D     | 1              | 0              |

(b) State assignment

| Y <sub>1</sub> Y <sub>2</sub> | 0    | 1    |
|-------------------------------|------|------|
| 00                            | 000  | 010  |
| 01                            | 000  | 11/1 |
| 11                            | 010  | 100  |
| 10                            | 11/1 | 100  |

(c) Transition table

| State transitions |        | Required inputs |
|-------------------|--------|-----------------|
| Q(t)              | Q(t+e) | D(t)            |
| 0                 | 0      | 0               |
| 0                 | 1      | 1               |
| 1                 | 0      | 0               |
| 1                 | 1      | 1               |

(a) D flip-flop

| Y <sub>1</sub> Y <sub>2</sub> | 0 | 1 |
|-------------------------------|---|---|
| 00                            | 0 | 0 |
| 01                            | 0 | 1 |
| 11                            | 0 | 0 |
| 10                            | 1 | 0 |

(d) Output K-map

| Y <sub>1</sub> Y <sub>2</sub> | 0 | 1 |
|-------------------------------|---|---|
| 00                            | 0 | 0 |
| 01                            | 0 | 1 |
| 11                            | 0 | 0 |
| 10                            | 1 | 0 |

(e) Excitation K-maps


$$D_1 = XY_2 + Y_1\bar{Y}_2$$

$$D_2 = X\bar{Y}_1 + \bar{X}Y_1$$

$$Z = X\bar{Y}_1Y_2 + \bar{X}Y_1\bar{Y}_2$$

Figure 8.21





### Generating the JK Flip-flop Excitation Maps -- Example 8.7

| x  | y <sub>1</sub> y <sub>2</sub> | 0 | 1 | State transitions<br>Q(t) Q(t+1) |   | Required inputs<br>J(t) K(t) |   |
|----|-------------------------------|---|---|----------------------------------|---|------------------------------|---|
|    |                               |   |   |                                  |   |                              |   |
| 00 | 00                            | x |   | 0                                | 0 | 0                            | d |
| 01 | 00                            | x |   | 0                                | 0 | 0                            | d |
| 10 | 01                            | x |   | 0                                | 1 | 1                            | d |
| 10 | 11                            |   |   | 1                                | 0 | d                            | 1 |
|    |                               |   |   | 1                                | 1 | d                            | 0 |

(a) Tr

(d) Clocked JK flip-flop

Figure 8.23

### Generating the JK Flip-flop Excitation Maps -- Example 8.7

| x  | y <sub>1</sub> y <sub>2</sub> | 0 | 1 | State transitions<br>Q(t) Q(t+1) |   | Required inputs<br>J(t) K(t) |   |
|----|-------------------------------|---|---|----------------------------------|---|------------------------------|---|
|    |                               |   |   |                                  |   |                              |   |
| 00 | 00                            | 0 | 0 | 0                                | 0 | 0                            | d |
| 01 | 00                            | 0 | 0 | 0                                | 0 | 0                            | d |
| 10 | 01                            | 0 | 1 | 0                                | 1 | 1                            | d |
| 10 | 11                            | 1 | 1 | 1                                | 0 | d                            | 1 |
|    |                               |   |   | 1                                | 1 | d                            | 0 |

(a) Transition table

(b) Excitation table

(d) Clocked JK flip-flop

Figure 8.23

### Generating the JK Flip-flop Excitation Maps -- Example 8.7

| x  | y <sub>1</sub> y <sub>2</sub> | 0 | 1 | State transitions<br>Q(t) Q(t+1) |   | Required inputs<br>J(t) K(t) |   |
|----|-------------------------------|---|---|----------------------------------|---|------------------------------|---|
|    |                               |   |   |                                  |   |                              |   |
| 00 | 00                            | 0 | 0 | 0                                | 0 | 0                            | d |
| 01 | 00                            | 0 | 0 | 0                                | 0 | 0                            | d |
| 10 | 01                            | 0 | 1 | 0                                | 1 | 1                            | d |
| 10 | 11                            | 1 | 1 | 1                                | 0 | d                            | 1 |
|    |                               |   |   | 1                                | 1 | d                            | 0 |

(a) Transition table

(b) Excitation table

(d) Clocked JK flip-flop

Figure 8.23

### Generating the JK Flip-flop Excitation Maps --




Figure 8.23

### Clocked JK Flip-Flop Implementation -- Example 8.7

$$J_1 = xy_2$$

$$K_1 = \bar{x}y_2$$

$$J_2 = x\bar{y}_1 + \bar{x}y_1$$

$$K_2 = \bar{x}\bar{y}_1 + x\bar{y}_1$$

$$z = x\bar{y}_1J_2 + \bar{x}y_1J_2$$




Figure 8.24

### Application Equation Method for Deriving Excitation Equations -- Example 8.8




Figure 8.25

### Sequence Recognizer for 01 Sequence -- Example 8.9

$x = 010100000111101$   
 $Z = 010100000100001$




Figure 8.26

# Synthesis of the 01 Recognizer with SR Flip-flops




Figure 8.27




Figure 8.28

### Design of a Recognizer for the Sequence 1111 -- Example 8.11




Figure 8.29

### SR Realization of the 1111 Recognizer




Figure 8.30

### Clocked T and JK Realizations of the 1111 Recognizer




Figure 8.31

### Clocked JK Flip-Flop Realization of a 1111 Recognizer





Figure 8.32

### Design of a 0010 Recognizer



$X=010110010010$

Figure 8.33

### Design of a 0010 Recognizer




Figure 8.33

### Design of a 0010 Recognizer




Figure 8.33

### Design of a Serial Binary Adder




Figure 8.34

### Design of a Four-State Up/Down Counter




Figure 8.35

### Design of a Four-State Up/Down Counter




Figure 8.35

### An Implementation of the Up/Down Counter




Figure 8.36