


7-6 Synchronous (Parallel) counters

- Synchronous (parallel) counters
 - All of the FFs are triggered simultaneously by the clock input pulses.
 - Overcome the problem caused by FF propagation delay.



35

Circuit operation

Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	0	1
3	0	0	0	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Only those FFs that are supposed to toggle on that NGT should have $J=K=1$ when that NGT occurs.

(b)

36

Synchronous Counter

คุณสมบัติของ JK FF		
J	K	Q
0	0	No Change
0	1	0
1	0	1
1	1	Toggle

สถานะของเอาท์พุต			
Q ₂ bin	Q ₂ dec	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

37

Synchronous Counter Modulo 6


CP	Q ₂	Q ₁	Q ₀	J ₀	K ₀	J ₁	K ₁	J ₂	K ₂
0	0	0	0	1		0	d		
1	0	0	1						
2	0	1	0						
3	0	1	1						
4	1	0	0						
5	1	0	1						
6	0	0	0						

38

Synchronous Counter Modulo 6

CP	Q ₂	Q ₁	Q ₀	J ₀	K ₀	J ₁	K ₁	J ₂	K ₂
0	0	0	0	1	d	0	d	0	d
1	0	0	1	d	1	1	d	0	d
2	0	1	0	1	d	d	0	0	d
3	0	1	1	d	1	d	1	1	d
4	1	0	0	1	d	0	d	d	0
5	1	0	1	d	1	0	d	d	1
6	0	0	0						

39



$J_0 = 1$


$K_0 = 1$

J_1


K_1

J_2


วงจรนับแบบซิงโครไนซ์ (Synchronous Counter)




47



วงจรนับแบบซิงโครไนซ์ ทหาร(Synchronous Counter)



49



50

Advantage of Synchronous counters over Asynchronous

- States are changed simultaneously.
 - Total delay
 - $FFt_{pd} + ANDgate t_{pd}$
- Actual Ics
 - 74ALS160/162, 74HC160/162: Synchronous decade counters
 - 74ALS161/163, 74HC161/163: Synchronous MOD-16 counters

51

Example

- Determine f_{max} for the counter of Figure 7-17(a) if t_{pd} for each FF is 50ns and t_{pd} for each AND gate is 20 ns. Compare this value with f_{max} for a MOD-16 ripple counter.
- What must be done to convert this counter to MOD-32?
- Determine f_{max} for the MOD-32 parallel counter.


52

Review Questions

- What is the advantage of a synchronous counter over an asynchronous counter? What is the disadvantage?
- How many logic devices are required for a MOD-64 parallel counter?
- What logic signal drives the J,K inputs of the MSB flip-flop for the counter of question 2?

53

- ## 7-7 Synchronous Down and Up/Down counters
-
- The top diagram shows the circuit for a synchronous down counter. It consists of two 4-bit J-K flip-flops, labeled 1 and 2. Flip-flop 1 has inputs J, K, and CLK. Its output Q1 is connected to the CLK input of flip-flop 2. The output of flip-flop 2 is Q2. The circuit is configured for a down counter. The bottom diagram shows the timing diagram for the counter. It displays the CLOCK signal, the outputs A, B, and C, and the Count (CBA) sequence. The count sequence is 000, 001, 010, 011, 100, 101, 010, 011, 001, 000. The diagram indicates the counter is in the 'Down' state.
- (a)
- (b)
- 55

[illegible]

Synchronous Presetting

- Examples of IC counters
 - 74ALS160, 74ALS161, 74ALS612, 74ALS163
 - 74HC160, 74HC161, 74HC162, 74HC163

58

- ## Presetable counters
-
- The diagram illustrates a 3-bit parallel loadable counter implemented using three 74163 counters. The circuit is designed to load a 3-bit parallel data input P_2, P_1, P_0 into the counters and then count down from that value.
- Parallel Data Inputs:** The inputs P_2, P_1, P_0 are connected to the P_2, P_1, P_0 pins of each counter. These inputs are also connected to the J and K inputs of each counter via 3-input AND gates.
 - Parallel Load:** A parallel load input PL (indicated by a red pulse) is connected to the LD (Load) pin of each counter.
 - Counting:** A common clock signal CLK (indicated by a red square wave) is connected to the CLK pin of each counter. The counters are configured to count down from the loaded value.
 - Outputs:** The outputs Q_2, Q_1, Q_0 of the three counters provide the 3-bit parallel output of the counter.



- Examples of IC counters
 - 74ALS160, 74ALS161, 74ALS612, 74ALS163
 - 74Hc160, 74HC161, 74HC162, 74HC163


- 4

Review Questions


- What is meant when we say that a counter is **presettable**?
- Describe the difference between **asynchronous** and **synchronous** presetting.

59


The 74ALS193/HC193




Example




Example



Variable MOD Number using the 74ALS193/HC193



Multistage Arrangement



Review Questions

- Describe the function of the input PL and P_0 to P_3 .
- Describe the function of the MR input
- True or False: The 74HC193 cannot be preset while MR is active.
- What logic levels must be present at CP_0 , PL and MR in order for the 74ALS193 to count pulses that appear at CP_0 ?
- What would be the maximum counting range for a four-stage counter made up of 74HC193 ICs?


65

7-11 Decoding a counter

- Mentally decoding the binary states of the LEDs
 - Becomes inconvenient as the size of the counter increases
- Electronically decoding
 - To control the timing or sequencing of operations automatically without human intervention.
 - Active-High Decoding
 - Active-Low Decoding
 - BCD counter decoding

66

Active-High Decoding




67

Example

- How many AND gates are required to decode completely all of the states of a MOD-32 binary counter? What are the inputs to the gate that decodes for the count of 21?


68

Active-LOW Decoding



69

BCD Counter Decoding




70

Review Questions

- How many gates are needed to decode a six-bit counter fully?
- Describe the decoding gate needed to produce a LOW output when a MOD-64 counter is at the counter of 23.


71

7-12 Decoding Glitches



72

Strobing




73

Review Questions

- Explain why the decoding gates for an asynchronous counter may have glitches on their outputs.
- How does strobing eliminate decoding glitches?


74

Cascading BCD counters




75

7-15 Shift-Register Counters




76

Starting a Ring Counter




77

Johnson Counter



Decoding A Johnson Counter



79

Review Questions

- Which shift-register counter requires the most FFs for a given MOD number?
- Which shift-register counter requires the most decoding circuitry?
- How can a ring counter be converted to a Johnson counter?
- True or False:
 - The outputs of a ring counter are always square waves.
 - The decoding circuitry for a Johnson counter is simpler than for a binary counter.
 - Ring and Johnson counters are synchronous counters.
- How many FFs are needed in a MOD-16 ring counter? How many are needed in a MOD-16 Johnson Counter?

80